Regviz

Silicon Labs /BGM210P022JIA /GPIO_S /BBUSALLOC

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as BBUSALLOC

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/BGM210LA22JNF/GPIO_NS/BBUSALLOC#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (TRISTATE)BEVEN00 (TRISTATE)BEVEN10 (TRISTATE)BODD00 (TRISTATE)BODD1

BEVEN1=TRISTATE, BODD0=TRISTATE, BEVEN0=TRISTATE, BODD1=TRISTATE

Description

B Bus allocation

Fields

BEVEN0

B Bus Even 0

0 (TRISTATE): The bus is not allocated

1 (ADC0): The bus is allocated to ADC0

2 (ACMP0): The bus is allocated to ACMP0

3 (ACMP1): The bus is allocated to ACMP1
BEVEN1

B Bus Even 1

0 (TRISTATE): The bus is not allocated

1 (ADC0): The bus is allocated to ADC0

2 (ACMP0): The bus is allocated to ACMP0

3 (ACMP1): The bus is allocated to ACMP1
BODD0

B Bus Odd 0

0 (TRISTATE): The bus is not allocated

1 (ADC0): The bus is allocated to ADC0

2 (ACMP0): The bus is allocated to ACMP0

3 (ACMP1): The bus is allocated to ACMP1
BODD1

B Bus Odd 1

0 (TRISTATE): The bus is not allocated

1 (ADC0): The bus is allocated to ADC0

2 (ACMP0): The bus is allocated to ACMP0

3 (ACMP1): The bus is allocated to ACMP1

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data